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Abstract 
We have prepared light emitting nanocrystalline porous silicon (PS) layers by electrochemical anodization of 
crystalline silicon (c-Si) wafer and characterized the c-Si/PS heterojunctions using temperature dependence of dark 
current-voltage (I-V) characteristics. The reverse bias I-V characteristics of c-Si/PS heterojunctions are found to behave 
like Schottky junctions where carrier transport is mainly governed by the carrier generation-recombination in the 
depletion region formed on the PS side. Fermi level of c-Si gets pinned to the defect levels at the interface resulting in 
ln(I)∝ V1/2.  The barrier height in the reverse bias condition is shown to be equal to the band offset at the conduction 
band edges. An energy band diagram for the c-Si/PS heterojunction is proposed. 
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1. Introduction 
The attractive optoelectronic properties of porous silicon 
(PS) along with the low cost fabrication possibilities have 
paved new ways for the development of this photolumi-
nescent material [1,2,3]. While the optical properties of 
PS have been extensively studied, the electrical properties 
and conduction mechanisms, though of prime import, still 
have some contentious issues associated with them 
[4,5,6,7,8,9]. Differences in structural characteristics of 
PS and in the multijunction properties of PS based nanos-
tructures give rise to the observed diversity of electrical 
properties [10]. The optoelectronic applications such as 
light-emitting devices [3], photodetectors and solar cells 
[11] and sensing devices [12,13] using PS active layer re-
quire proper understanding of electronic transport behav-
ior of PS layers in device structures, especially the junc-
tion properties [14].  
The most widely investigated device structure using 
PS layer is crystalline silicon (c-Si) /PS/metal. The elec-
trical characteristics of metal/c-Si/PS/metal structures 
have been shown to exhibit similar rectifying features ir-
respective of the metal used for top contacts [5]. There-
fore, transport of carriers within the PS layer thickness 
and across the c-Si/PS heterojunction governs the device 
characteristics. The electrical response of a c-Si/PS het-
erojunction is determined by the interplay of band edge 
offsets and density of defect states (DOS) in the PS layer. 
Most of the studies on c-Si/PS structures use forward cur-
rent-voltage (I-V) characteristics to determine the trans-
port parameters. However, high series resistance due to 
PS layer and high ideality factors n (>5) using the con-
ventional analysis of forward I-V characteristics impedes 
a determination of reliable junction parameters in c-Si/PS 
heterojunctions [4]. In this study, we report on the reverse 
(I-V) characteristics measured as a function of tempera-
ture on c-Si/PS junctions. We obtained the conduction 
band offset at the c-Si/PS junction and have proposed an 
energy band diagram of the c-Si/PS heterojunction. 
2. Sample preparation and electrical characterization 
The PS layers were formed by electrochemical anodiza-
tion of p-type c-Si (100) wafers of 6-10 Ω.cm resistivity 
in a Teflon cell using HF (48%) and C2H5OH (99.9%), in 
1:1 proportion by volume, as electrolyte and a platinum 
disc as a counter electrode. For a uniform current distri-
bution over the exposed area, an Ohmic back contact was 
created by thermal evaporation of Al, followed by anneal-
ing at 450° C for 1 hour, both procedures carried out in 
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high vacuum conditions. The wafers were anodized at a 
constant current density of about 10 mA.cm-2 for times 
varying from 90 to 120 minutes under white light illumi-
nation, resulting in 30–50 μm thick PS layers. Samples 
were rinsed in deionized water followed by methanol and 
subsequently soaked in propanol for a few minutes to 
minimize the structural damage during drying. Photolu-
minescence measurements and Raman spectroscopy us-
ing a micro-probe were used to characterize the samples 
[15,16]. Careful data analysis revealed a nanocrystalline 
Si structure having a normal crystallite size distribution 
[15,17]. 
For electrical measurements, Al pads of ≈ 2 mm di-
ameter were immediately thermally evaporated on top of 
the porous layers in glancing geometry at an angle of 30° 
between molecular beam and the sample. This precaution 
prevents shorting of contact between evaporated metal 
and the silicon skeleton (especially for thick PS layers). 
In order to make an intimate contact between PS and Al, 
samples were annealed at ≈ 200 °C for 45 min. All elec-
trical measurements were carried out in a closed-cycle 
helium cryostat under dark conditions. Care was taken to 
avoid any light or thermal induced degradation [18]. 
3. Results 
In our device structure of Al/c-Si/PS/Al, measured I-V 
characteristics may be governed by either c-Si/PS hetero-
junction or PS/Al interface, or both. In earlier studies, we 
found PS/Al junctions to exhibit an Ohmic or quasi-linear 
I-V characteristics [19]. Several research groups have also 
reported nearly Ohmic nature of PS/Al junctions 
[20,21,22,23,24]. Therefore, we shall focus our attention 
on the transport across c-Si/PS heterojunctions. 
Figure 1 shows a set of I-V characteristics measured 
on Al/c-Si/PS/Al structures at different temperatures from  
150 K to 300 K. The characteristics show rectifying 
behavior and are found to be reversible and reproducible 
over the temperature range studied. In order to take 
steady state measurement at lower temperatures (<200 
K), each data point was taken only when three successive 
readings taken at 10-second intervals remained within a 
range of 5 % variations. The Al/c-Si/PS/Al device struc-
tures exhibited higher current conduction when the top Al 
contact was biased negatively with respect to the c-Si. 
However, positive voltages are shown as forward bias in 
figure 1 as a matter of convention. The reverse current in-
creases slowly with increasing reverse bias. The lack of 
reverse saturation is reminiscent of Schottky diodes 
where barrier height depends on the electric field in the 
depletion region. Generally, for highly resistive semicon-
ducting material or small junction barrier height, the di-
ode equation is conventionally written in the form [25]: 
( ) ( )
0 exp 1 exp
S Sq V IR q V IRI I
nkT kT
⎡ ⎤⎛ ⎞ ⎛ ⎞− − −= −⎢ ⎥⎜ ⎟ ⎜ ⎟⎢ ⎥⎝ ⎠ ⎝ ⎠⎣ ⎦
          (1) 
 Figure 1. I-V characteristics of a Al/PS/c-Si/Al structure 
measured at different temperatures. 
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Figure 2. Fitting of forward (a) and reverse (b) I-V 
characteristics to Eq.1 at different temperatures. 
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where I0 is the saturation current, RS is the series resis-
tance of the device structure, n is the ideality factor, and k 
is the Boltzmann constant.  
Figure 2 shows the forward and reverse I-V charac-
teristics along with numerical fits to the Eq. (1). Forward 
I-V characteristics do not follow Eq. (1) and resulted in 
very high ideality factors (n > 8 for VF < 0.5 V and even 
higher for larger biases). Such a large value of n cannot 
be explained within the purview of diffusion or 
thermionic theory of junction diodes. Therefore, the form 
of Eq. (1) is not valid for analyzing the forward I-V char-
acteristics [4,8]. On the other hand the reverse I-V charac-
teristics showed comparatively smaller n (< 2, for VR < 
0.5 V) as shown in figure 2 (b). Low values of n suggest 
the use of reverse I-V characteristics to be a suitable 
choice for the analysis of device parameters. 
The value of series resistance was found to be negli-
gibly small compared to the heterojunction resistance for 
|V| < 0.5 V under both forward and reverse biases (figure 
2). For |V| < 0.5 V, the I-V characteristics are well de-
scribed by Eq. (1) with RS=0, [26]: 
( ) ( )0 exp 1 expI I qV nkT qV kT⎡ ⎤= − −⎣ ⎦                    (2) 
Apart from barrier lowering, Eq. (2) takes into ac-
count the tunneling as well as carrier recombination ef-
fects in the depletion region of the junction [27]. Eq. (2) 
can also be used to analyze reverse bias characteristics, 
by rewriting it in the form: 
( ) ( )0 exp1 exp
I I qV nkT
qV kT
=⎡ ⎤− −⎣ ⎦
                     (3) 
The semi logarithmic plots of ( )1 expI qV kT⎡ ⎤− −⎣ ⎦  
vs. V for both forward and reverse biases are shown in 
figure 3. It demonstrates an excellent fit for the reverse 
bias. However, it is interesting to note that the forward I-
V characteristics do not lie on the same straight line as the 
reverse I-V characteristics near zero bias, but bend 
downwards with large n values. Thus the results in figure
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
3 further indicate that current transport mechanisms in 
forward and reverse conditions are different. The value of 
ideality factor n obtained from the slopes of reverse I-V in 
figure 3 increases with decreasing T and lies between 
1.30 to 1.93 for T = 300 – 195 K. n becomes larger than 2 
for T < 195 K. These values of n suggest that the reverse 
current flows are mainly due to carrier generation-
recombination in the depletion region. However, there are 
several other models which can describe the temperature 
dependence of ideality factor [26,28,29,30].  
In order to explore the nature of temperature depend-
ence and the greater-than-unity behavior of ideality fac-
tor, nkT (the inverse slope of an I-V curve) is plotted 
against kT in figure 4. The data points are seen to lie in a 
straight line which when extrapolated, does not pass 
through the origin and has a slope different from unity. 
The considerable deviation of slope from unity negates 
the so called T0 anomaly model for temperature depend-
ent ideality factor, which is described by: n=1+T0/T, 
where T0 is a temperature independent constant [28,29]. 
Often the thermionic field emission (TFE) is invoked to 
explain the temperature dependence of n. If Eq. (3) is 
used to describe I-V characteristics for TFE model, tem-
perature dependent ideality factor in reverse bias be-
comes 1000000 )}/tanh()/{(
−−= kTqEkTqEEnkT , where 
E00 is the temperature independent constant [26], and its 
temperature dependence is shown in figure 4. It is clear 
from figure 4 that TFE model is not applicable in our 
case. The presence of barrier height inhomogeneity and 
its effects on I-V characteristics, or inhomogeneities re-
lated to metal-semiconductor junctions are not possible in 
our case of c-Si/PS heterojunction. More will be dis-
cussed on inhomogeneous barriers later on.  
Now we invoke generation-recombination model to 
describe our results. According to this model, the tem-
perature dependence of n implies that the carrier genera-
tion-recombination involves defect states. The tempera-
ture dependence of n may be modeled as [26]: 
 Figure 3.  Semi logarithmic plots of  I/{1-exp(-qV / kT)} as a 
function of bias voltage at two different temperatures (see Eq. 3 
for details).  
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Figure 4. Plot of inverse slope (nkT) vs kT showing different 
types of temperature dependence of ideality factor: Thermionic 
emission model (doted line), TFE model (solid line) and our 
data (circles).
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0 0n n T T= +                       (4) 
where n0 and T0 are constants which are independent of 
temperature and voltage. The variation of n with inverse 
of temperature is demonstrated in figure 5, which fits to a 
straight line. The values of n0 and T0 were found to be ≈ 
0.026 and ≈370 K, respectively. A very small value of n0 
implies the involvement of several defect levels in carrier 
generation-recombination processes. The large value of 
T0 indicates that tunneling effects may also contribute to 
the reverse I-V characteristics at lower temperatures, 
which is consistent with increasing value of n below 195 
K. 
Further, the reverse saturation current I0 can be writ-
ten as [31]: 
0 exp a
EI
nkT
⎛ ⎞∝ −⎜ ⎟⎝ ⎠
                 (5) 
where φb is an energy barrier controlling the reverse cur-
rents. A semi logarithmic plot of I0 against the reciprocal 
of the product of ideality factor n and temperature T is 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
shown in figure 6, which demonstrates a reasonably good 
linear fit yielding φb ≈1.9 eV. The value of φb is too large 
to be the junction barrier height at c-Si/PS heterojunction. 
On the other hand, φb is quite close to the photolumines-
cence (PL) peak energy of ≈1.8 eV of PS layer measured 
on these samples [16], suggesting that the reverse current 
at zero bias in our sample is due to carrier generation-
recombination in space charge region formed on the PS 
layer side of c-Si/PS heterojunction. Therefore, φb ob-
tained from figures 3 and 6 represents the electrical band-
gap of PS layer. 
Now, if carrier generation-recombination mechanism 
is dominant, the current should be proportional to 
(Vd+V)1/2, where Vd is the diffusion voltage at the junc-
tion [32]. This is indeed found to be the case as shown in 
figure 7 where I2 is found to be linear with V for reverse 
bias <2 V. The diffusion voltage Vd was estimated to be 
0.3-0.4 eV at different temperatures. Further, the informa-
tion about bulk carrier transport in the PS layer may be 
obtained by analyzing the temperature dependence of cur-
rents in the reverse bias voltage range where I2 is linear 
with V. The activation energy (Ea) from temperature de-
pendent reverse currents at reverse bias of 1.2 V was 
found to be ≈ 0.21 eV (figure 8), which is similar to Ea of 
PS layers obtained in planar configuration [19]. This re-
sult suggests that the depletion region is mainly formed in 
PS layer. 
At higher reverse biases (> 5 V), the semi logarith-
mic plot between I vs. V1/2 exhibits nearly linear depend-
ence as shown in figure 9. Such behavior is expected 
when the barrier lowering (Δφ) is proportional to the elec-
tric field (F) present at Schottky junctions. This depend-
ence on F implies that the barrier lowering was domi-
nated by mechanisms other than image-force lowering, 
simage qF πεφΔ 4= , εs being the dielectric constant of 
semiconductor [26,32]. However, the barrier lowering 
can be proportional to the electric filed F when the Fermi 
level EF at the junction is pinned [33]. Therefore the ob-
Figure 5. Temperature dependence of ideality factor n as 
derived from the analysis shown in Figure3. 
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served ln(I) vs. V1/2 behavior suggests the pinning of 
Fermi level at the c-Si/PS interface. Other workers also 
have proposed such pinning and have attributed it to the 
presence of a large density of states at the c-Si/PS inter-
face [4]. In this case, the barrier height (φb) estimated 
from the temperature dependence of reverse saturation 
current I0 [33] obtained in high reverse bias region would 
correspond to the band-discontinuity at the conduction 
band edges (ΔΕC). In our study φb was found to be ≈ 0.13 
eV (figure 10). 
4. Discussion 
For diffusion or thermionic emission of carriers, ideality 
factor n is unity, whereas n becomes equal to 2 for re-
combination-generation of carriers in depletion region of 
defect-free materials with Fermi level at the middle of the 
bandgap. However in practice, n is found to vary from 
unity to very large value (>2). Furthermore, n often varies 
with temperature. Several models have been proposed to 
explain the greater-than-unity and temperature dependent 
behavior of n [26,28,29,30]. As discussed earlier, the T0 
anomaly and thermionic field emission could not explain 
the observed behavior of n in our case. On the other hand, 
inhomogeneities in junction barrier heights (JBH) have 
been claimed to describe a very wide variety of I-V char-
acteristics except field emission [28,29]. However, the 
existence of inhomogeneous barriers must be explored 
very carefully. 
Unlike in metal-semiconductor junctions, the possi-
bility of existence of JBH inhomogeneity at our c-Si/PS 
heterojunction system is very low. The various factors 
which result in or are sources of such barrier height in-
homogeneities are not present in our case. First, our het-
erojunction is sandwiched between c-Si and PS layer, 
both of which are crystalline, having inherently the same 
crystal orientation at the heterojunction interface. Hence 
this junction is free from all inhomogeneities related to 
polycrystalline metal surfaces such as grain boundaries, 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
crystal orientations and intermetallic compound forma-
tion. Secondly, heterojunction in our study were made 
from a single piece of c-Si wafer, and it involved neither 
surface cleaning nor any external surface layer growth 
processes during c-Si/PS junction formation. By virtue of 
c-Si/PS heterojunction formation techniques described 
here, c-Si and PS layers form intimate contact. Thirdly, 
even if there is an existence of small JBH inhomogeneity 
due to the interface nonplanarity, its effects will be insig-
nificant in lightly doped c-Si, and highly resistive PS 
layer [28,29]. Therefore, inhomogeneity in JBH [28,29] 
and / or distribution of JBH [30] cannot account for our 
results. 
In our case, the ideality factor n <2 and a low value 
of n0 (figure 5) indicate that the recombination of elec-
tron-hole pairs occurs via a distribution of defect states. 
There are two dominant effects that decide the recombi-
nation current: the width of the depletion region (W) and 
the defect density in the bandgap (Nt). In c-Si, Nt is very 
small and can be neglected. On the other hand, the defect 
levels in the bandgap are quasi-continuous in the porous
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Figure 8. Arrhenius plot of reverse current at reverse bias of 1.2 
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Si like in the case of amorphous silicon. Nt is re-
ported/found to be ≈1019cm-3eV-1 in PS [34]. Further-
more, the activation energy Ea (≈ 0.21 eV) is much 
smaller compared to the half of the c-Si bandgap, 
whereas it is in fairly good agreement with the activation 
energy of PS layers [20,34] as well as with the energy of 
trap levels in PS layers [20,35]. Therefore, it is reason-
able to expect that the recombination occur on the PS side 
of the depletion region. Further, a low value of n is ex-
pected due to defect levels in the bandgap of PS layer 
[35]. The defects states in PS layer act as trap levels and 
induce recombination of carrier pairs. Recent photovolt-
age measurements also suggest that the depletion region 
at c-Si/PS heterojunction mainly forms on the PS side 
[36]. Thermovoltage measurements [20] on the PS layers 
prepared by a method similar to ours, show that majority 
carriers in PS layers are electrons. Scanning probe mi-
croscopy and scanning tunnelling spectroscopy studies 
have also indicated n-type behavior of PS layers prepared 
from p-type c-Si substrate [37]. 
Based on the conductivity of our c-Si substrate, we 
estimated the position of Fermi level at ≈ 0.24 eV above 
valence band edge (EV) using standard procedure [32]. 
Further, the density of conduction electrons in semicon-
ductor is given as: 
( )expC C Fn N E E kT⎡ ⎤= − −⎣ ⎦                (6) 
However, at low temperatures where conduction 
electron density is much less than the trapped electron 
density contributing to conduction, the free electron den-
sity is controlled by the ionization of trapping states and 
is, similar to compensated materials, given by [38]: 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 ( )exp
2
d
C C t
t
Nn N E E kT
N
⎛ ⎞ ⎡ ⎤= − −⎜ ⎟ ⎣ ⎦⎝ ⎠
               (7) 
Where Nd and Nt are the densities of trapped elec-
trons in donor-like defect states and total electron trap-
ping defect states at energy level of Et below EC. The ac-
tivation energy (Ea) of the conductivity thus becomes 
equal to ionization energy (EC – Et) of the trapped elec-
trons. Therefore, we can write 
[ ]0 exp aE kTσ σ= −   
and 
0 2
d
C
t
Nq N
N
σ μ ⎛ ⎞= ⎜ ⎟⎝ ⎠
                (8) 
Using the geometrical parameters for our sample and 
value of I0 (=2.17×10-5A) obtained from temperature de-
pendence of reverse current (figure 8), the pre-
exponential factor σ0=I0d / AV is estimated to be 2.8-
5.5×10-7(Ωcm)-1. Moreover, the drift mobility μ in PS 
layer was measured to be ≈10-4–10-3 cm-2/Vs using opti-
cal and capacitance measurements [6]. Therefore, taking 
σ0 ≈ 10-7 (Ωcm)-1, μ ≈ 10-3 cm2/Vs and q ≈ 10-19 C in Eq. 
(8), Nd is found to be 15102 ×⎟⎟⎠
⎞
⎜⎜⎝
⎛≈
C
t
N
N cm-3. 
The Fermi energy in PS may be calculated as fol-
lows. 
( )exp
2
d
C C t
t
Nn N E E kT
N
⎛ ⎞ ⎡ ⎤= − −⎜ ⎟ ⎣ ⎦⎝ ⎠
=
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Figure 11. Schematic of deduced energy-band diagram of c-Si/ PS heterojunction. 
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( )expC C FN E E kT⎡ ⎤− −⎣ ⎦        (9) 
or 2ln tC F C t
d
NE E E E kT
N
⎛ ⎞− = − + ⎜ ⎟⎝ ⎠
                             (10) 
Now, with 0.21C t aE E E− = = eV (figure 8) and Nt 
(<NC) ≈ 1019 cm-3, the value of C FE E−   for porous Si 
comes out to be  ≈ 0.47 eV at room temperature. 
Further, if we consider the average peak PL energy 
as a measure of average bandgap of our PS sample (≈1.8 
eV), the valence band discontinuity may be estimated as: 
PS Si
V g g CE E E EΔ = − −Δ  ≈ 1.8-1.1-0.1 eV ≈ 0.6 eV 
Here, this value compares well with the experimental 
value of 0.6 eV obtained using photoconductivity meas-
urements [39,40]. Based on the above analysis, we pro-
pose the band gap line-up at the c-Si/PS heterojunction as 
shown in figure 11. Needless to say, the information re-
garding the band edge discontinuities of PS is very im-
portant for the successful use of this material in optoelec-
tronic devices. We can see in figure 11 that one can resort 
to the basic physics of semiconductor junction properties 
to obtain band discontinuities in c-Si/PS heterojunctions 
in a very simple manner. 
5. Conclusions 
We have prepared light emitting nanocrystalline porous 
Si layers by electrochemical etching of c-Si wafers and 
characterized the c-Si/PS heterojunctions using tempera-
ture dependence of dark I-V characteristics. In particular, 
reverse bias I-V characteristics are found to yield valuable 
information on the current transport across the c-Si/PS 
junction. The current transport mechanism in the reverse 
bias condition is mainly dominated by the carrier genera-
tion-recombination in the depletion region formed on PS 
side. At higher reverse biases, the reverse current trans-
port is governed by the barrier lowering effects. It is 
found to behave like a Schottky junction with Fermi level 
pinned to the defect energy levels at the c-Si/PS interface. 
The conduction band offset is found to be ≈ 0.1 eV. 
Based on the detailed analysis of I-V data the energy band 
diagram of the c-Si/PS heterojunction has been presented. 
Our study provides an easy and useful alternative method 
of determination of band edge discontinuities in multi-
layer structures using PS layers.  
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